

(12) PATENT APPLICATION PUBLICATION

(21) Application No.202331053801 A

(19) INDIA

(22) Date of filing of Application :10/08/2023

(43) Publication Date : 13/10/2023

(54) Title of the invention : MINIMIZATION OF LEAKAGE CURRENTS AND REDUCTION OF AREA OF MOSFET STRUCTURE FOR CMOS TRANSISTOR CIRCUITS IN THE SEMICONDUCTOR INDUSTRY

(51) International classification :G11C0011413000, H01B0003460000, G06F0030327000, G11C0016240000, G01R0031520000

(86) International Application No :NA
Filing Date :NA

(87) International Publication No : NA

(61) Patent of Addition to Application Number :NA
Filing Date :NA

(62) Divisional to Application Number :NA
Filing Date :NA

(71)Name of Applicant :

1)Brainware University

Address of Applicant :398, Ramkrishnapur Road, Barasat, Near Jagadighata Market, Kolkata, West Bengal Barasat -----

Name of Applicant : NA

Address of Applicant : NA

(72)Name of Inventor :

1)Dr. Debasis Mukherjee

Address of Applicant :Flat no. 1C, 1st Floor, Parijat Apartment Phase 1 (second building), Behind Shitala Maa Mandir, Daspara, Near Kaikhali Chiriamore, P.O. Airport Kolkata -----

--

(57) Abstract :

A novel MOSFET structure is proposed which is capable to reduce all types of leakage currents as well as consuming lesser area.

No. of Pages : 31 No. of Claims : 7